



App No.: 10/822,785  
 Inventor: Ramin Ghodsi

Docket No.: M4065.0900/P900

Title: MULTI-CELL RESISTIVE MEMORY ARRAY  
 ARCHITECTURE WITH SELECT TRANSISTOR





FIG. 1A



**FIG. 1B**




FIG. 2





FIG. 3A

**FIG. 3B**



**FIG. 4A**






FIG. 4B







**FIG. 6**



**FIG. 7**



**FIG. 8**



**FIG. 9**

